Utilizing Physics-Based AI-Powered Digital Twins to Accelerate Design Optimization and Manufacturing Yield of SiC Power Devices


> David Green, Garrett Schlenvogt, and <u>Josef Weinbub</u> Advanced R&D Program Director Silvaco Group, Inc.

> > Sic

Bodo's Wide Bandgap Event 2024 Making WBG Designs Happen

Silvaco at a Glance

Enhancing Design Productivity and Production Efficiency through Software Innovation and Automation



SILVACO

EDA Adoption

Silvaco Leadership

Silvaco TCAD


Enabling Semiconductor and Photonics Technology Innovation

	Display	Power	Memory	Photonics	CMOS	Adv. CMOS
Victory TCAD 2D/3D process and device simulation			Here Line Control of the line			
Victory RCX Pro In-house 3D field solver + RC extraction						
Victory Atomistic Purdue-based quantum transport solver				Endoy (00)		potentia [V] potentia [V] potent



Fab Technology Co-Optimization (FTCO™) from Silvaco

Removing Cost of Trial-and-Error Using Al-Driven Models Through Digital Twins



FTCO[™] – Executive Summary

Al Modeling on Amalgamated Fab and Digital Twin Data

- Enables optimization of manufacturing processes, reduced costs, increased yields and ultimately leads to higher-quality semiconductor devices and improved manufacturing productivity.
- Leverages artificial intelligence (AI), machine learning (ML) and physical simulation in concert with experimental data to generate a **Digital Twin**, mirroring the form, fit and function of the physical world.
- A Digital Twin
 - allows for interactive structure modeling, virtual experimentation and shortens learning cycles
 - is user-friendly and accessible to engineers not traditionally using physics-based simulation
 - provides a single source of data where all specialists can understand the effects of development changes:
 - Integrated full (or partial) flow from Process, Device, even to Parasitic Extraction and SPICE
 - Changes upstream/downstream cause / effect
 - Breaks down data ownership silos
 - To provide design targets and receive input specification

FTCO[™] – Optimizing Memory Devices

In Partnership with Micron Technology, Inc.

- Goal
 - Use production data and physics-based simulation in concert: Focus on etching, deposition, and mechanical stress
 - Leverage AI/ML to analyze data, understand what experiments (real, virtual) are needed next
 - Enable fabrication, process, and product engineers to have a user-friendly Digital Twin, interactive in real time
- Outcome
 - Accelerate design and pathfinding for memory product development

SILVACO	Tools	IP	Solutions	Services	Resources
Silvaco Announces Technology SANTA CLARA, April 16, 2024	Expand	ded Pa	rtnership	with Micro	n


Micron is excited to strengthen our partnership with Silvaco. Silvaco's AI and digital twin solution is enabling us to accelerate our groundbreaking advancements in memory and storage."

Dr. Gurtej Sandhu Principal fellow of Technology Pathfinding IEEE Life Fellow Micron Technology, Inc.



Digital Twin – A Physics Based Digital Counterpart

Expanding FTCOTM to other Silvaco Supported End-Applications



$\mathsf{FTCO^{TM}}-\mathsf{Optimizing}\ \mathsf{Power}\ \mathsf{Semiconductor}\ \mathsf{Devices}$

AI Modeling on Amalgamated Fab and Digital Twin Data

Consider Wide Bandgap (SiC / GaN):


- Materials/processes are more complex than Si
- Process is still maturing, reining in adoption rate
 - *"Every OEM offering a SiC MOSFET is debugging it on the side"* [1]
- What are the big challenges to solve?
 - Gate Oxide Quality traps / faults / variation
 - Mobility Modelling many components, many parameters
 - Substrates / Epitaxy quality / traps
 - Aging humidity, reliability
 - Mechanical stress / strain
 - Design-aware technology development not just targeting DC behavior but considering transient switching performance as part of the R&D and manufacturing ramp process
- Developing digital twin models can help to address these challenges




Using FTCO[™] for Design Targeting

Reversing Traditional Device Design Process

- Design Targeting:
 - Provide design targets, define design inputs
 - Digital twin model returns input values to achieve the targets
- Enables more efficient and more precise specification
- Determines dominant inputs to rapidly understand and optimize technology
- What does the engineer need to care about?






Screening Inputs


Intelligent / Optimum Design of Experiments (DoE)

Find the dominant input factors that are affecting the outputs

- 1. Define range on chosen variables
- "Smart DoE" methodology (D-optimal design) efficient exploration of effects variables have on design
- **3.** Run the DoE on the Digital Twin and Collect Data


	Init	Low	High
PWImpD1	2.000e+14	1e+14	4e+14
WimpE1	500	400	600
WimpD2	1.000e+13	5e+12	2e+13
PWImpE2	250	200	300
WImpD3	1.000e+12	5e+11	2e+12
PWImpE3	100	80	120





Identify Significant Variables Using ML

Use ML Neural Networks to Screen the Variables Using Smart-DoE Methodologies



Importance	Vth	RDSON	BV
1	PWImpD1 ~0.5	Ndrift >0.6	Ndrift >0.6
2	PWImpE4 >0.1	PWImpD1 >0.1	JFImpE2 <0.1
3	PWImpD2 ~0.1	PWImpD2 <0.1	JFImpD3 <0.1
4	PWImpD3 <0.1	PWImpE4 <0.1	JFImpD1 <0.1
5	JFImpD3 <0.1	PWImpD3 <0.1	JFImpD4 <0.1

Optimization And Verification

Homing-in / Neural Network Regression


Optimization:

Target 3 V for Vth

Find minimum RdsOn


1800 V breakdown voltage

	Operation	Target	Width	Min	Max	Weight
SiC_1200V_DM Rdson_mOhm	Target Min	3 65	1	2.36769 59.7857	5.63841 77.7649	1
ov	Max	1800	1	1703.55	2016.67	1
				r		
					\bigcap	



Optimization On Targets

Build ML Model and Home-in on the Targets – Setting Targets and Rubberbanding



Exploring Other Challenges With FTCOTM


How Robust Is My Design To Lot-to-Lot Variation?



Goals

- Perform Monte Carlo Analysis
- Cp/Cpk Analysis

The FTCO[™] generated Digital Twin allows us to analyze how process variation can affect yield.



Summary

- FTCO[™] generated Digital Twins are enabled by adding machine learning services on top of our core services
- Digital Twins enable optimization of manufacturing processes, reduced costs and increased yields
- Our tools enable the understanding of new technologies
- Our expertise spans from Atomistic to System-level IP
- Our solutions have been used in production flows for the past four decades
- Our agile R&D teams enable and adapt to your needs
- We are driven by your success