

*Utilizing Physics-Based AI-Powered Digital Twins to  
Accelerate Design Optimization and Manufacturing Yield of  
SiC Power Devices*

*David Green, Garrett Schlenvogt, and  
Josef Weinbub  
Advanced R&D Program Director  
Silvaco Group, Inc.*



**Bodo's  
Wide Bandgap  
Event 2024**

*Making WBG Designs Happen*

**SiC**

# Silvaco at a Glance

Enhancing Design Productivity and Production Efficiency through Software Innovation and Automation



## Silvaco Leadership

**600+** Customers  
**200+** University Customers  
**#2<sup>(1)</sup>** Global TCAD revenue  
**260+** Employees

- TCAD Adoption 4 of 10**  
Largest SiC, GaN Power Device Providers<sup>3</sup>
- TCAD Adoption 8 of 10**  
Largest flat panel display companies<sup>1</sup>
- EDA Adoption 7 of 10**  
Largest flat panel display companies<sup>1</sup>
- EDA Adoption 6 of 10**  
Largest semiconductor companies<sup>2</sup>

## Global Presence




# Silvaco TCAD

Enabling Semiconductor and Photonics Technology Innovation

	Display	Power	Memory	Photonics	CMOS	Adv. CMOS
<b>Victory TCAD</b> 2D/3D process and device simulation						
<b>Victory RCX Pro</b> In-house 3D field solver + RC extraction						
<b>Victory Atomistic</b> Purdue-based quantum transport solver						

# Fab Technology Co-Optimization (FTCO™) from Silvaco

Removing Cost of Trial-and-Error Using AI-Driven Models Through Digital Twins





# FTCO™ – Executive Summary


## AI Modeling on Amalgamated Fab and Digital Twin Data

- Enables optimization of manufacturing processes, reduced costs, increased yields and ultimately leads to higher-quality semiconductor devices and improved manufacturing productivity.
- Leverages artificial intelligence (AI), machine learning (ML) and physical simulation in concert with experimental data to generate a **Digital Twin**, mirroring the form, fit and function of the physical world.
- A Digital Twin
  - allows for interactive structure modeling, virtual experimentation and shortens learning cycles
  - is user-friendly and accessible to engineers not traditionally using physics-based simulation
  - provides a single source of data where all specialists can understand the effects of development changes:
    - Integrated full (or partial) flow from Process, Device, even to Parasitic Extraction and SPICE
    - Changes upstream/downstream - cause / effect
    - Breaks down data ownership silos
    - To provide design targets and receive input specification

# FTCO™ – Optimizing Memory Devices

In Partnership with Micron Technology, Inc.

- Goal
  - Use production data and physics-based simulation in concert:  
Focus on etching, deposition, and mechanical stress
  - Leverage AI/ML to analyze data, understand what experiments (real, virtual) are needed next
  - Enable fabrication, process, and product engineers to have a user-friendly Digital Twin, interactive in real time
- Outcome
  - Accelerate design and pathfinding for memory product development



“*Micron is excited to strengthen our partnership with Silvaco. Silvaco’s AI and digital twin solution is enabling us to accelerate our groundbreaking advancements in memory and storage.*”

**Dr. Gurtej Sandhu**





Principal fellow of Technology Pathfinding

IEEE Life Fellow

Micron Technology, Inc.

# Digital Twin – A Physics Based Digital Counterpart

Expanding FTCO™ to other Silvaco Supported End-Applications



# FTCO™ – Optimizing Power Semiconductor Devices

## AI Modeling on Amalgamated Fab and Digital Twin Data

Consider Wide Bandgap (SiC / GaN):

- Materials/processes are more complex than Si
- Process is still maturing, reining in adoption rate
  - *“Every OEM offering a SiC MOSFET is debugging it on the side”* [1]
- What are the big challenges to solve?
  - Gate Oxide Quality – traps / faults / variation
  - Mobility Modelling – many components, many parameters
  - Substrates / Epitaxy - quality / traps
  - Aging - humidity, reliability
  - Mechanical stress / strain
  - Design-aware technology development – not just targeting DC behavior but considering transient switching performance as part of the R&D and manufacturing ramp process
- Developing digital twin models can help to address these challenges


[1] <https://www.eetimes.eu/the-challenges-for-sic-power-devices/>



# Using FTCO™ for Design Targeting

## Reversing Traditional Device Design Process


- Design Targeting:
  - Provide design targets, define design inputs
  - Digital twin model returns input values to achieve the targets
- Enables more efficient and more precise specification
- Determines dominant inputs to rapidly understand and optimize technology
- What does the engineer need to care about?




# Case Study: 1200 V SiC DMOS Design Targeting

## Process Simulation and Device Characterization


- Design Targets:
  - $BV=1800$  V (derated to 1200 V),  $V_{th}=3$  V, lowest  $R_{dsOn}$  possible
- Design Inputs:
  - Doping: NDrift, JFET implants (x4 dose/energy), PWell implants (x4 dose/energy)




On-state



Breakdown



Threshold



Net Doping

Mesh D

# Screening Inputs

## Intelligent / Optimum Design of Experiments (DoE)



Find the dominant input factors that are affecting the outputs

1. Define range on chosen variables
2. "Smart DoE" methodology (D-optimal design) - efficient exploration of effects variables have on design
3. Run the DoE on the Digital Twin and Collect Data

**1**


	Init	Low	High
PWImpD1	2.000e+14	1e+14	4e+14
PWImpE1	500	400	600
PWImpD2	1.000e+13	5e+12	2e+13
PWImpE2	250	200	300
PWImpD3	1.000e+12	5e+11	2e+12
PWImpE3	100	80	120

FF OFAT



# Identify Significant Variables Using ML

Use ML Neural Networks to Screen the Variables Using Smart-DoE Methodologies



Importance	Vth	RDSON	BV
1	<b>PWImpD1</b> ~0.5	<b>Ndrift</b> >0.6	<b>Ndrift</b> >0.6
2	<b>PWImpE4</b> >0.1	<b>PWImpD1</b> >0.1	JFImpE2 <0.1
3	<b>PWImpD2</b> ~0.1	<b>PWImpD2</b> <0.1	JFImpD3 <0.1
4	PWImpD3 <0.1	<b>PWImpE4</b> <0.1	JFImpD1 <0.1
5	JFImpD3 <0.1	PWImpD3 <0.1	JFImpD4 <0.1

# Optimization And Verification


## Homing-in / Neural Network Regression

Optimization:

Target 3 V for Vth

Find minimum RdsOn

1800 V breakdown voltage



## Neural Network Model

Input Values from NN Model

Init	
ndrift	9.32e15
PWImpD1	1.6e14
PWImpD2	5.26e12
PWImpE4	53



TCAD Verified Results

OUT:Vt	SiC_1200V_D...	2.98
OUT:OnState	Von	1.541
	Rdson_mOhm	61.64
OUT:BV	bv	1762



# Optimization On Targets

Build ML Model and Home-in on the Targets – Setting Targets and Rubberbanding

The screenshot displays the Prediction Profiler interface for 'Victory Analytics'. It features three main target plots, each with a red rubberband indicating the target value:

- Rdson\_mOhm : 49.8683** (Target: 49.8683)
- bv : 2080.82** (Target: 2080.82)
- SiC\_1200V\_DMOS\_Ref\_vth : 3** (Target: 3)

The bottom plot shows the overall **Desirability : 0.916551**. The right-hand side contains a control panel for various factors, including PWImpD1 through PWImpE1 and JFlmpD2, with their respective target values and rubberbands. A secondary window titled 'Action Profiler Desirability — Victory Analytics' is overlaid on the right, showing a table of target values and weights:

Target	Width	Min	Max	Weight
60	1	46.3648	161.855	1
1800	1	952.325	2489.23	1
3	0.2	2.57943	9.10364	1

The bottom right window also displays a plot of **bv** and **JOV\_DMOS\_I** with a red curve and a sharp peak. The background shows a 'CENTOS' logo.

# Exploring Other Challenges With FTCO™

## How Robust Is My Design To Lot-to-Lot Variation?

### Engineer Objective

- Perform Process Capability Analysis
- Improve Robustness to Process Variation

### Inputs to the Digital Twin


- Process Parameters:
  - Lot-to-lot variation in oxide thickness

### Output from Digital Twin


- Process Metrics: Epi-thickness, **Oxide Thicknesses**, Doping Profiles
- Device Metrics: V<sub>th</sub>, R<sub>dsOn</sub>, BV

### Goals

- Perform Monte Carlo Analysis
- Cp/Cpk Analysis



The FTCO™ generated Digital Twin allows us to analyze how process variation can affect yield.



## Summary

- FTCO™ generated Digital Twins are enabled by adding machine learning services on top of our core services
- Digital Twins enable optimization of manufacturing processes, reduced costs and increased yields
- Our tools enable the understanding of new technologies
- Our expertise spans from Atomistic to System-level IP
- Our solutions have been used in production flows for the past four decades
- Our agile R&D teams enable and adapt to your needs
- We are driven by your success